




Kerry Bernstein, et al.  
(RAH) BUR920010207US1  
1/4

10




(Prior Art)

**Figure 1**

BUR920010207US1

2/4



EXAMPLE OF LOGIC CIRCUIT


**Figure 2**

```
Port:  
INPUT : A, B;  
OUTPUT: C  
EndPort  
Net:  
Net-1: pA, Xpa;  
Net-2: pB, Ypb;  
Net-3: Xpb, Ypa;  
Net-4; pC, Ypc;  
EndNet;
```

(Prior Art)


EXAMPLE OF NET LIST

**Figure 3**

**Figure 4**

BUR920010207US1

4/4



**Figure 5**